15
FN4318.3
January 22, 2010
I/Q Channel Crosstalk
I/Q Channel Crosstalk is a measure of the amount of
channel separation or isolation between the two A/D
converter cores contained within the dual converter
package. The measurement consists of stimulating one
channel of the converter with a fullscale input signal and
then measuring the amount that signal is below, in dBc, a
fullscale signal on the opposite channel.
Timing Definitions
Refer to Figure 1 and Figure 2 for these definitions.
Aperture Delay (tAP)
Aperture delay is the time delay between the external
sample command (the falling edge of the clock) and the time
at which the signal is actually sampled. This delay is due to
internal clock path propagation delays.
Aperture Jitter (tAJ)
Aperture jitter is the RMS variation in the aperture delay due
to variation of internal clock path delays.
Data Hold Time (tH)
Data hold time is the time to where the previous data (N - 1)
is no longer valid.
Data Output Delay Time (tOD)
Data output delay time is the time to where the new data (N)
is valid.
Data Latency (tLAT)
After the analog sample is taken, the digital data representing
an analog input sample is output to the digital data bus
following the 6th cycle of the clock after the analog sample is
taken. This is due to the pipeline nature of the converter
where the analog sample has to ripple through the internal
subconverter stages. This delay is specified as the data
latency. After the data latency time, the digital data
representing each succeeding analog sample is output
during the following clock cycle. The digital data lags the
analog input sample by 6 sample clock cycles.
Power-Up Initialization
This time is defined as the maximum number of clock cycles
that are required to initialize the converter at power-up. The
requirement arises from the need to initialize the dynamic
circuits within the converter.
HI5762
相关PDF资料
HI5766KCB CONV A/D 10BIT 60MSPS 28-SOIC
HI5767/6IB CONV A/D 10BIT 60MSPS 28-SOIC
HI5805BIB IC ADC 12-BIT 5MSPS 28-SOIC
HI5812JIBZ-T ADC 12BIT SAMPL TRK&HOLD 24-SOIC
HI5828IN DAC DUAL 12BIT 130MHZ 48-LQFP
HI5860IBZ CONV D/A 12-BIT 130MSPS 28-SOIC
HI5960IAZ CONV D/A 14BIT 130MSPS 28-TSSOP
HI7188IN CONV A/D 16BIT 8:1 MUX 44-MQFP
相关代理商/技术参数
HI5762/6INZ 功能描述:模数转换器 - ADC W/ANNEAL 44L MQFP IN A/D 10B 60MSPS VREF RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
HI5762_10 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Dual 10-Bit, 60MSPS A/D Converter with Internal Voltage Reference
HI5762EVAL2 功能描述:数据转换 IC 开发工具 EVAL MODULA DVIC TYPE HI5762 AMP RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
HI5766 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit, 60 MSPS A/D Converter
HI5766_05 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:10-Bit, 60MSPS A/D Converter
HI5766EVAL1 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:
HI5766KCA 功能描述:IC ADC 10-BIT 60MSPS 28-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
HI5766KCAZ 功能描述:模数转换器 - ADC A/D 10-BIT 60MSPS 28 SSOP COM TEMP RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32